BitSys: Bitwise Systolic Array Architecture for Multi-precision Quantized Hardware Accelerators. 2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 220-220, 2024. [PUMA: hardware multiplier myown quantization systolic]