The concept of near-memory computing (NMC) has emerged as a promising solution to address the memory wall challenges faced by future computing architectures. By utilizing modern systems that integrate 3D-stacked DRAM memory, the NMC paradigm minimizes unnecessary data movement between the memory subsystem and the CPU. FPGA vendors have incorporated 3D-stacked memories into their products to meet the increasing bandwidth requirements of memory-intensive applications, enabling FPGAs to compete with GPU solutions in terms of speed and energy efficiency. Recent NMC proposals focus on different data processing workloads, including graph processing…(more)
Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 459d4209c5c54ca79fd47621dfd7d94a
%A Iskandar, Veronia
%A El Ghany, Mohamed A.Abd
%A Goehringer, Diana
%B Proceedings - 2023 33rd International Conference on Field-Programmable Logic and Applications, FPL 2023
%C United States of America
%D 2023
%E Mentens, Nele
%E Mentens, Nele
%E Sousa, Leonel
%E Trancoso, Pedro
%E Papadopoulou, Nikela
%E Sourdis, Ioannis
%I Institute of Electrical and Electronics Engineers Inc.
%K nopdf topic_federatedlearn
%P 357--358
%R 10.1109/FPL60245.2023.00065
%T Performance Estimation and Prototyping of Reconfigurable Near-Memory Computing Systems
%U https://2023.fpl.org/
%X The concept of near-memory computing (NMC) has emerged as a promising solution to address the memory wall challenges faced by future computing architectures. By utilizing modern systems that integrate 3D-stacked DRAM memory, the NMC paradigm minimizes unnecessary data movement between the memory subsystem and the CPU. FPGA vendors have incorporated 3D-stacked memories into their products to meet the increasing bandwidth requirements of memory-intensive applications, enabling FPGAs to compete with GPU solutions in terms of speed and energy efficiency. Recent NMC proposals focus on different data processing workloads, including graph processing and machine learning. This work addresses the research questions of how to leverage the full bandwidth of 3D-stacked high-bandwidth memory and how to facilitate the adoption of the near-memory computing paradigm.
@inproceedings{459d4209c5c54ca79fd47621dfd7d94a,
abstract = {The concept of near-memory computing (NMC) has emerged as a promising solution to address the memory wall challenges faced by future computing architectures. By utilizing modern systems that integrate 3D-stacked DRAM memory, the NMC paradigm minimizes unnecessary data movement between the memory subsystem and the CPU. FPGA vendors have incorporated 3D-stacked memories into their products to meet the increasing bandwidth requirements of memory-intensive applications, enabling FPGAs to compete with GPU solutions in terms of speed and energy efficiency. Recent NMC proposals focus on different data processing workloads, including graph processing and machine learning. This work addresses the research questions of how to leverage the full bandwidth of 3D-stacked high-bandwidth memory and how to facilitate the adoption of the near-memory computing paradigm.},
added-at = {2024-11-28T16:27:18.000+0100},
address = {United States of America},
author = {Iskandar, Veronia and {El Ghany}, {Mohamed A.Abd} and Goehringer, Diana},
biburl = {https://puma.scadsai.uni-leipzig.de/bibtex/2f9cd8252e22e199a73c78f1adcc13958/scadsfct},
booktitle = {Proceedings - 2023 33rd International Conference on Field-Programmable Logic and Applications, FPL 2023},
day = 2,
doi = {10.1109/FPL60245.2023.00065},
editor = {Mentens, Nele and Mentens, Nele and Sousa, Leonel and Trancoso, Pedro and Papadopoulou, Nikela and Sourdis, Ioannis},
interhash = {ca387f944d4465e9fce16bd9532e1c9c},
intrahash = {f9cd8252e22e199a73c78f1adcc13958},
keywords = {nopdf topic_federatedlearn},
language = {English},
month = nov,
note = {Publisher Copyright: {\textcopyright} 2023 IEEE.; 33rd International Conference on Field-Programmable Logic and Applications, FPL 2023 ; Conference date: 04-09-2023 Through 08-09-2023},
pages = {357--358},
publisher = {Institute of Electrical and Electronics Engineers Inc.},
series = {International Conference on Field Programmable Logic and Applications (FPL)},
timestamp = {2025-03-13T14:27:24.000+0100},
title = {Performance Estimation and Prototyping of Reconfigurable Near-Memory Computing Systems},
url = {https://2023.fpl.org/},
year = 2023
}